PATENT ABSTRACTS OF JAPAN

(11)Publication number : 06-053799
(43)Date of publication of application : 25.02.1994

(51)Int.Cl. H03K 17/687

(21)Application number : 04-206349
(22)Date of filing : 03.08.1992

(71)Applicant : NEC CORP
(72)Inventor : HIRATA MORIHISA

(54) SEMICONDUCTOR DEVICE

(57)Abstract:
PURPOSE: To realize an analog switch workable in a range of a power supply voltage of nearly 5V from a low power supply voltage (threshold level VTP+ VTN) of a mutually complementary transfer gate.
CONSTITUTION: An N-channel MOS transistor(TR) 5 is connected in parallel between an input and output of a complementary transfer gate comprising an N-channel MOS TR 3 whose source is used for an input terminal and whose drain is used for an output terminal and a P-channel MOS TR 4. Then a control signal is given to a gate of the TR 3 via a delay circuit 2 and a boosting circuit 1, a gate of the TR 5 via an inverter 6 and a gate of the TR 4 respectively.





LEGAL STATUS

[Date of request for examination] 31.07.1996
[Date of sending the examiner's decision of rejection]
[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]
[Date of final disposal for application]
[Patent number] 2858507
[Date of registration] 04.12.1998
[Number of appeal against examiner's decision of rejection]
[Date of requesting appeal against examiner's decision of rejection]
[Date of extinction of right]